

PCB Number: 15139-1

ECO# number: ?

PCB BOARD SIZE

4 Layers

170mm x200mm

Intel Apollo Lake Platform

LAN: RTL8111GA

AUDIO: ALC662

DP to VGA: RTD2166


ECIO: ITE8739E

BOM Configuration
(R_): Unmount
(PSU_): PSU SKU
(ADP_): ADP SKU
(1D8VS0_): 1D8V_S0
(O_): OCP
(NOOCP_): ADP & No OCP
(O6_): 65W adapter OCP
(O9_): 90W adapter OCP
(DEBUG_): debug
(FUSB3_): Front USB3.0
(COM_): COM port function
(TPM_): TPM Header
(N_): RJ45 connector without surge
(S_): RJ45 connector with surge

PAGE	TITLE	Quantity
01	Cover Page	
02	Block Diagram	
03	Reserved	
04	Reserved	
05	CPU_(DDR)	
06	CPU_(VCCGI/VNN/Others)	
07	CPU_(VCCGI/VNN/Others)	
08	CPU_(DDI/EDP/MDSI)	
09	CPU_(MCSI/Camera)	
10	CPU_(POWER_CAP1)	
11	CPU_(POWER_CAP2)	
12	DDR3_SODIMM1	
13	DDR3_SODIMM2	
14	Reserved	
15	CPU_(STRAP)	
16	CPU_(USB3/PCIE/SATA/CLKOUT)	
17	CPU_(USB2/SMB/SVID)	
18	CPU_(PMU/UART/JTAG/RTC/MSC/OSC32.768K)	
19	CPU_(I2S/LPC/SPI/I2C/OSC19.2M)	
20	CPU_(Storage/RCOMP)	
21	CPU_(HDA/ISH/GPIO/PWM)	
22	Reserved	
23	CPU_(VSS)	
24	ECIO_(ITE8739)	
25	FLASH_ROM/RTC	
26	FAN_CIRCUIT	
27	AUDIO_CODEC_(ALC662-VD)	
28	Reserved	
29	AUDIO_JACK	
30	BUZZER	
31	LAN_RTL8111GA	
32	RJ45+USB3.0_CONN	
33	Reserved	
34	Reserved	
35	USB3.0(REAR)	
36	Reserved	
37	USB2.0(Front/CR) & USB3.0(FRONT)	
38	Reserved	
39	PWROK/AC_OFF	
40	3D3V_S0/5V_S0	
41	3D3V_S5/5V_DUAL	
42	DCIN_JACK/ATX_CONN	
43	Reserved	
44	Reserved	
45	3D3V_SB/5V_SB_(RT6575D)	
46	PMIC_RT5073BGQW(1/4)	
47	PMIC_RT5073BGQW_VCGI(2/4)	
48	Reserved	
49	Reserved	
50	PMIC_RT5073BGQW_VNN(3/4)	
51	PMIC_RT5073BGQW_VDDQ(4/4)	
52	Reserved	
53	1D8V_S0_(Reserved)	
54	12V_S0_(NCP1589A)	
55	DP_to_VGA_(RTD2166-CGT)	
56	HDMI_OUT	
57	Reserved	
58	Reserved	

PAGE	TITLE	Quantity
59	Reserved	
60	HDD/ODD	
61	NGFF_CONN	
62	Reserved	
63	Reserved	
64	LED/POWER_BUTTON	
65	Reserved	
66	COM_PORT	
67	HOLE/LABEL/Battery/HeatSink	
68	DEBUG_CONNECTOR	
69	Reserved	
70	Reserved	
71	Reserved	
72	Reserved	
73	Reserved	
74	Reserved	
75	Reserved	
76	GPU_MARS_(Reserve)	
77	GPU_MARS_(Reserve)	
78	GPU_MARS_(Reserve)	
79	GPU_MARS_(Reserve)	
80	GPU_MARS_(Reserve)	
81	VRAM_(Reserved)	
82	VRAM_(Reserved)	
83	Reserved	
84	Reserved	
85	GPU_POWER_(Reserved)	
86	GPU_POWER_(Reserved)	
87	GPU_POWER_(Reserved)	
88	Reserved	
89	Reserved	
90	Reserved	
91	TPM	
92	Reserved	
93	PCIE-X16	
94	Reserved	
95	Reserved	
96	Reserved	
97	Reserved	
98	Reserved	
99	CPU_MIPI-60_(Reserve)	
100	Reserved	
101	Reserved	
102	Power Sequence	
103	Power Block Diagram	
104	Power Good & Reset Diagram	
105	Clock Diagram	

<Variant Name>


		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title			
Cover Page			
Size Custom	Document Number Adma_APL		Rev SA
Date Monday, August 08, 2016	Sheet 1	of 105	

Project Name: Adam
Project Code: 3PD06R010001
PCB Version: 1A
PCB Number:15139

PCB BOARD SIZE

4 Layer

- Internal Slot/Header
- Front/Rear IO
- Chipset



Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A


Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016 Sheet 3 of 105


Blanking

<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size A	Document Number Adma_APL		Rev SA
Date: Monday, August 08, 2016		Sheet 4 of 105	



NOTE: The 0 Ohm resistor should be un-stuffed by default.



SSID = CPU






Table 5-3. Apollo Lake SoC Power Rail DC Specification and Iccmax

Power Type	Voltage Range (V)	Voltage Tolerance (AC+DC+Ripple)	Power Well Description	Iccmax (A)
VCC_VCGI	0.45-1.3	DC Load Line (DCLL) = TBD Ripple at Iccmax = +/-15mV T0B_Iccmax = +/-20mV Maximum overshoot voltage = 100mV Maximum overshoot duration = 50 μ s	Variable voltage supply to CPU and Graphics Core and ISP logic	21
VNN	0.45-1.3	+/-50mV	Variable voltage supply to other (non core) logic	4.8
VCC_V1P05	1.05	+/-5%	Fixed voltage rail for SRAM and I/O Logic	2.7
VCC_V1P24_1P35_A	1.24V or 1.35V	+/- 5%	Fixed voltage rail for SoC L2, I/O Logic and PLLs Note: This rail must be 1.24V for Apollo Lake A0 step. Starting B-step, this rail can be 1.24V or 1.35V	1.3
VCC_V1P24_A	1.24	+/-5%	Fixed voltage rail for MIPI* I/Os	TBD
VCC_V1P8V_A	1.8	+/-5%	Fixed voltage rail for all GPIOs	0.4
VDDQ	1.35	+/-5%	Fixed voltage rail for DDR3L PHY	2.8 (excluding DRAM)
	1.24	+/-5%	Fixed voltage rail for LPDDR3 PHY	
VCC_3P3V_A	3.3	+/-5%	Fixed voltage rail for GPIO, I/O logic and USB2 PHY	0.15
VCC_RTC_3P3V	2-3.47	N/A	Fixed Voltage rail for RTC (Real Time Clock)	TBD

<Variant Name>		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsieh, Taipei Hsien	
Title CPU (VCCG/VNN/Others)			
Size C	Document Number Adma_APL	Rev SA	
Date:	Monday, August 08, 2016	Sheet 6 of 105	

SSID = CPU








Figure 3-4. VCGI, VSS, VNN Sense Guideline





SSID = CPU



Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title
CPU (MCSI/Camera)

Size Custom Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016 Sheet 9 of 105

VCCGI



CRB p57, p58

CRB r0.9: 1U 0402 x 12, 22U 0603 x 8, 47U 0805 x 3, 47U 0805 x 9 (EMPTY)
PDG r0.9: 1U 0402 x 12, 22U 0603 x 8, 47U 0805 x 3

IccMax = 21 A

1U 0402 x 12, 22U 0805 x 5, 22U 0603 x 13

follow power team

10U*12 placed at back side of package(Bottom side)
22UF 0603*8 placed at edge side of package(Top side)
22UF 0603*5 0605*5 placed between BGA and VR

Power Cap for +VCGI


VNN

CRB p57


1U 0402 x3, 22U 0603 x 7, 22U 0603 x 3 (EMPTY)

CRB r0.9: 1U 0402 x 3, 22U 0603 x 4, 47U 0805 x 7
PDG r0.9: 1U 0402 x 3, 22U 0603 x 4, 47U 0805 x 7

IccMax = 4.8 A

10U*3 placed at back side of package(Bottom side)
22UF 0603*4 placed at edge side of package(Top side)
22UF 0603*6 placed between BGA and VR

Power Cap for +VNN

10U*2. placed at edge side of package(Top side)
22UF*2 placed between BGA and VR

CRB p57


VDDQ follow CRB

22U 0603 x 8

22UF capacitor move to Page.48


CRB p57

VCCRAM_1P05_I0 follow CRB




CRB p57

VCCRAM_1P05 follow CRB




CRB p57

VDD2_1P24_AUD_ISH_PLL follow CRB




CRB p57

VDD2_1P24_GLM follow CRB




CRB p57

VDD2_1P24_MPHY follow CRB




For stitching capacitor




0.1uF*4

0.1U*4 placed at back side of package(Bottom side)


SSID = CPU **CRB p58**



1UF*2 placed at back side of package(Bottom side)
1UF*2 placed at edge side of package(Top side)
22UF*1 placed between BGA and VR




1UF*2 placed at back side of package(Bottom side)
1UF*2 placed at edge side of package(Top side)
22UF*1 placed between BGA and VR



1UF*1 placed at back side of package(Bottom side)


VDD2_1P24_DSI_CSI follow CRB

1U 0402 x 2 22U 0603 x 1





PAG r0.92: When MIPI-CSI and MIPI-DSI are not used, keep VCC_1P24V_A pins floating.

1UF*1 placed at back side of package(Bottom side)
1UF*1 placed at edge side of package(Top side)
22UF*1 placed between BGA and VR



22UF*1 placed between BGA and VR

DIMM1




The diagram shows a 100k resistor divider circuit. A 100k resistor is connected between the 100kV_CPU_VDDQ_S3 supply and the M_A_DRAMRST# signal line. The signal line is also connected to the M_A_DRAMRST# pin of the M_A_DRAMRST# chip. The signal line is labeled M_A_DRAMRST#_R.

Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30
If SA0_DIM0 = 0, SA1_DIM0 = 1
SO-DIMMA SPD Address is 0xA4
SO-DIMMA TS Address is 0x34

```
CRB r0.9 p61
VTT: 1U 0402 x 4, 10U 0603 x 2
VDD: 0.1U 0402 x 8, 10U 0603 x 8, 330U x 1



PDG r0.9
VTT: 10U 0603 x 2
VDD: 0.1U 0402 x 2, 10U 0603 x 8, 1U 0402 x 8
```

Layout Note:
Place these Caps near SO-DIMM.



For stitching capacitor

0.1uF*2



<Variant Name>		Wistron Incorporated	
wistron		21F, 8B, Sec.1, Hsin Tai Wu Rd Hsiehshih, Taipei Hsien	
File			
DDR3_SODIMM1			
Size	Document Number	Rev	
Cause	Adma_APL	SA	
Date:	Monday, August 08, 2016	Sheet	12 of 105



DIMM2

Reverse Connector **H=4mm**


1 2 3 4 5

200 204

200, 204 max. 4, 10, 12






2nd source: 62.10024.M31




```
CRB r0.9 p63
VTT: 1U 0402 x 4, 10U 0603 x 2
VDD: 0.1U 0402 x 8, 10U 0603 x 8, 330U x 1

PDG r0.9
VTT: 10U 0603 x 2
VDD: 0.1U 0402 x 2, 10U 0603 x 8, 1U 0402 x 8
```



Blanking

<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size A	Document Number Adma_APL		Rev SA
Date: Monday, August 08, 2016		Sheet 14 of 105	

SSID = STRAP

STRAP RESISTORS SHOULD BE PLACED CLOSE TO SOC SHOULD BE PLACED OUTSIDE KOZ AREA

EDS r0.7:
All the straps are sampled at Rising Edge of RSM_RST_N

CRB p61

GPIO	GPIO_36	GPIO_39	GPIO_43	GPIO_44	GPIO_47	GPIO_78
Schematic						
High	VCC_1P24V_1P35V_A=1.35V	Enable CSE ROM Bypass enable	Allow eMMC as a boot source enable Weak internal pull-up	Allow SPI as a boot source enable Weak internal pull-up	Force DNX FW Load	SMBus 1.8V mode select Weak internal pull-up
Low	VCC_1P24V_1P35V_A=1.24V (for A-step) Weak internal pull-down	Enable CSE ROM Bypass disable Weak internal pull-down	Allow eMMC as a boot source disable	Allow SPI as a boot source disable	Do not force DNX FW Load Weak internal pull-down	SMBus 3.3V mode select

GPIO	GPIO_88	GPIO_92	GPIO_110	GPIO_111	GPIO_118	GPIO_120
Schematic						
High	PMU 1.8V mode select Weak internal pull-up	SMBus No Re-Boot enable	buffers set to 1.8V mode Weak internal pull-up	Do not boot from SPI Weak internal pull-up	Flash Descriptor Override	Top swap override enable
Low	PMU 3.3V mode select	SMBus No Re-Boot disable Weak internal pull-down	buffers set to 3.3V mode	Boot from SPI	No Override(Normal Operation) Weak internal pull-down	Top swap override disable Weak internal pull-down

Table 2-36. Hardware Straps


GPIO #	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity
GPIO_34	RSVD	20K PD	Please ensure that this strap is always pulled low for normal platform operation.
GPIO_35	RSVD	20K PD	Please ensure that this strap is always pulled low for normal platform operation.
GPIO_36	VCC_1P24V_1P35V_A voltage selection	20K PD	1 = 1.35V 0 = 1.24V (default) Note: This strap will only be used for B-step. For A-step this rails should only be set at 1.24V
GPIO_39	Enable CSE ROM Bypass	20K PD	1 = enable bypass 0 = disable bypass (default) Note: Apollo Lake supports TXE3.0 (this is also called CSE Memory (ROM) that it has on SOC. If an issue occurs with the boot up code of CSE (TXE3.0) before the first patch point this strap enabled the platform tell CSE (TXE3.0) to bypass the ROM causing the issue and go to the patch space instead.
GPIO_40	RSVD	20K PD	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_43	Allow eMMC as a boot source	20K PU	1=enable (default) 0=disable
GPIO_44	Allow SPI as a boot source	20K PU	1=enable (default) 0=disable
GPIO_47	Force DNX FW Load	20K PD	1 = Force 0 = Do not force (default) Note: DNX: Download and Execute This strap is a recovery strap for corrupted FW image. This strap will force CSE (TXE3.0) to execute a "Download and Execute" (DNX) flow, where it would fetch firmware from a USB stick and re-flash a USB. CSE (TXE3.0) can do it for BIOS part of FW, but if CSE FW itself is corrupted we need this strap.
GPIO_48	RSVD	20K PD	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_78	SMBus 1.8V/3.3V mode select	20K PU	1=buffers set to 1.8V mode (default) 0=buffers set to 3.3V mode
GPIO_82	RSVD	20K PD	Please ensure that this strap is always pulled low for normal platform operation.
GPIO_88	PMU (Power Management Unit) 1.8V/3.3V mode select	20K PU	1=buffers set to 1.8V mode (default) 0=buffers set to 3.3V mode
GPIO_92	SMBus No Re-Boot	20K PD	1 = Enable 0 = Disable (default) Note: Platforms should strap this LOW. Functionality is handled by the PMC.

GPIO #	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity
GPIO_104	RSVD	20K PD	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_105	RSVD	20K PD	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_106	RSVD	20K PU	Please ensure that this strap is pulled HIGH when RSM_RST_N de-asserts for normal platform operation.
GPIO_111	Boot BIOS Strap (BBS)	20K PU	1 = Do not boot from SPI (default) 0 = Boot from SPI
GPIO_118	Flash Descriptor Override	20K PD	0 = No Override (Normal Operation) 1 = Override Note: This strap enables the platform to override security features in the SPI.
GPIO_110	LPC 1.8V/3.3V mode select	20K PU	1=buffers set to 1.8V mode (default) 0=buffers set to 3.3V mode
GPIO_117	RSVD	20K PD	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_123	RSVD	20K PU	Please ensure that this strap is pulled HIGH when RSM_RST_N de-asserts for normal platform operation.
GPIO_112	RSVD	20K PD	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_113	RSVD	20K PD	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_120	Top swap override	20K PD	1 = Enable 0 = Disable (default) Note: Within the SPI ROM there may be different locations where the boot code is stored. This strap enables platform to change where the core will look for BIOS code for a SPI boot only.
GPIO_121	RSVD	20K PD	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.

Note: All the straps are sampled at Rising Edge of RSM_RST_N


SSID = CPU

High Speed I/O (HSIO) Lane Multiplexing in APL SoC



The 10 HSIO lanes on APL SoC supports the following port configurations:

1. Up to 6 PCIe* lanes (multiplexed with USB 3.0 ports)



<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

CPU (USB3/PCIE/SATA/CLKOUT)

Size C	Document Number Adma_APL
-----------	------------------------------------

Rev
SA

Date: Monday, August 08, 2016 Sheet 16 of 105

SSID = CPU

SVID0_DATA: CPU and VR side both PU 170R, and damping 20R close VR
SVID0_CLK: Only VR side PU 85R, and damping 95R close VR
SVID0_ALERT#: Only CPU side PU 68R, and damping 220R close CPU





Figure 3-3. USB2 and USB3 Port Mapping



Notes: There are 8x USB Ports supported on Apollo Lake. USB Ports [5:0] can be used as USB2 and USB3 and are mutually exclusive. USB Port 6 and Port 7 can only be used as USB2.


Table 61. Over current Pin Default Usage

Pin	Default Port Mapping
OC0#	Port 0
OC1#	Port 1-7




Table 62. Over current Pin Example Configuration

Location	Number of USB Ports	USB Ports Number	OC Pins Used
External Topology	1	0	OC0#
External Topology	4	1,2,3,4	OC1#

NOTE: All USB ports routed out of the package must have over current protection. It is the system BIOS responsibility to ensure all used ports have OC protection.




SSID = CPU




Port	Usage
I2C0	Audio codec, MCSI camera
I2C1	NFC
I2C2	MCSI camera
I2C3	Touch panel
I2C4	Touch pad
I2C5	Sensors
I2C6	Sensors
I2C7	PSS, PCON, WWAN

MB Version	SKU_ID_S	BOARD1_DISP
SA(X00)	0	0
SB(X01)	0	1
-1A(X02)	1	0
-1(A00)	1	1



SSID = CPU


CRB p52




all S0 power rail ok (PCH_PWROK)
" delay 1D05V_S0 between 5-100ms"
(input pin)

CRB: DELAY_ALL_SYS_PWROK
From SIO

CRB p52
EDS p35



SSID = CPU



Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A

Document Number
Adma_APL

Rev
SA


Date: Monday, August 08, 2016

Sheet 22 of 105

SSID = CPU

CPU1S


19 OF 23



APOLLO-LAKE-GP-U

CPU1T


20 OF 23




APOLLO-LAKE-GP-U

CPU1U

21 OF 23



APOLLO-LAKE-GP-U



Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

CPU (VSS)

Size B

Document Number

Adma_APL

Rev SA

Date:

Monday, August 08, 2016

Sheet


23

of

105


SSID = Flash.ROM

SPI ROM 16M Byte




SPI ROM socket Co-Lay-out with U2501


SSID = RTC



1-2: NORMAL
2-3: CMOS CLEAR



SFD_GPIO_B
1-2:Low: No Override(Default)
2-3:High: Override



<Variant Name>

wistron

Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien


Title
Flash ROM/RTC


Size
Custom
Document Number
Adma_APL

Rev
SA


Date: Monday, August 08, 2016

Sheet 25 of 105




<Variant Name>		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd. Hsichih, Taipei Hsien	
			
Title			
FAN CIRCUITS/HOLE			
Size	Customer	Document Number	Rev
	Adma_APL		SA
Date:	Monday, August 08, 2016		Sheet 26 of 105

HD LINK





AUDIO PORT





MISC



GPIO



	ALC662-VC\VD
Line-in	pin23/24
Line-out	pin35/36
Mic-in 1	pin21/22
Mic-in 2	pin16/17
FP-out	pin14/15
SPDIF-out	pin48




HDMI SPDIF HEADER

20140708 David
Removed

Audio Internal Speaker Header


20140708 David
Removed

Audio Front Panel Header



Blanking


<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title (Reserved)		
Size A	Document Number Adma_APL	Rev SA
Date:	Monday, August 08, 2016	Sheet 28 of 105

AUDIO PORT







MISC



The cap need to close codec on layout.


The cap need to close codec on layout.

The cap need to close codec on layout.




2010/10/19
User: Lingyang 22.10270.691 Audio Jack
Bugis 20130826
Connect AUDR1.G1/G2/G3/G4 from ESDGND to GND

Front Audio Port De-Pop Circuit





Rear Audio Port De-Pop Circuit




POP Circuit Rear


Control by software driver and CODEC GP10.
GP10 driving low at:
1). Initial state
2). Suspend to S1
3). Resume from S1.




AZ_RST_N	EAPD_DEPOP	MUTE
0	0	0
0	1	0
1	0	0
1	1	1




BUZZER




<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title BUZZER			
Size A	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet 30 of 105	




**+3VM_LAN rise time:
0.5mS ~ 100mS.**




Colse to the AVDD33 pin location

Bogis 20130619
By vendor's comment, reserve two 4.7 uF caps
(C2119 - C2120)




Colse to the AVDD10 pin location





Colse to the pin22

Bogis 20130723
Connect R1934.2 from +1P8V_DUAL to 1D8V_S0
Del R1936 R1935 Q1904
Short PCIE_CLK_LAN_REQ#_CPU to PCIE_CLK_LAN_REQ#
Unmount R1934



Xtal accuracy: +/- 30ppm

Bogis 20131014
Add R2121 by vendor test result



Layout close to CPU/FCH/PCH


2015/11/30 Jurlu
D2101 change to Q2102

2015/11/23 add level shift
2016/02/03 Because change to RTL811GA, so need level shift circuit

Symbol	Type	Pin No	Description
LANWAKE	O/D	21	Power Management Event (Open Drain; Active Low, 1.8V/3.3V compatible output mode with a weak external pull up resistor). Used to reactivate the PCI Express slot's main power rails and reference clocks.

IC	P/N	L2101	R2123	C2106
RTL8111GA	71.08111.Y03	M	R	M
RTL8111GS	71.08111.T03	M	R	M
RTL8111G	71.08111.U03	R	M	R
RTL8111H	071.8111H.0003	R	M	R

**M:Mount
R:Reserved**



Connect to FCH
Connect to SIO GPIO
S3/S4/S5 = Low
Others = High
Check with Kellia the LAN reset issue

Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

LAN RTL8111H




File: **LAN RTL8111H**

Size: **Adma APL**



Customer: **SA**

Date: **Monday, August 08, 2016**



Sheet: **31** of **105**



U2/LAN/DMIC TVS suggestion part
1st :075.09904.0A7C Amazing
2nd :075.02304.0C7C INPAQ
3rd :075.01256.007C Liteonsemi




	Giga	100	10
Link	Orange	Green	X
Act	Blink	Blink	Blink



<Variant Name>


wistron		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Hsichih, Taipei Hsien	
Title RJ45+USB2.0			
Size	Document Number		Rev
Custom	Adma_APL		SA
Date:	Monday, August 08, 2016	Sheet	32 of 105

Blanking




<Variant Name>			
		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size B	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet	33 of 105

Blanking



<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size B	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet 34 of 105	




USB 3.0 Rear Port



U3/HDMI/DVI TVS suggestion part
1st :075.01043.0073 Amazing
2nd :75.08808.073 AOS
3rd :075.00550.0071 Liteonsemi



U2/LAN/DWIC TVS suggestion part
1st :075.09904.0A7C Amazing
2nd :075.02304.0C7C INPAQ
3rd :075.01256.007C Liteonsemi




<Variant Name>




wistron		Wistron Incorporated	
		21F, 88, Sec.1, Hsin Tai Wu Rd	
		Hsichih, Taipei Hsien	
Title			
USB3.0 CONN(FRONT)			
Size	Document Number		Rev
Custom	Adma_APL		SA
Date:	Monday, August 08, 2016	Sheet	35 of 105

	5	4	3	2	1	
D						D
C						C
B						B
A						A
	5	4	3	2	1	




<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size A	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet 36 of 105	




USB3F1 Front Port



USB2F2 Front Port






USB2F1 (Card Reader)



Blanking

<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size A	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet 38 of 105	



<Variant Name>

wistron

Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
B




Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016

Sheet 39 of 105

Run Power(5V_S0 & 3D3V_S0)



<Variant Name>

wistron

Wistron Incorporated
 21F, 88, Sec.1, Hsin Tai Wu Rd
 Hsichih, Taipei Hsien

Title

3D3V_S0/5V_S0

Size
B


Document Number
Adma_APL

Rev
SA


Date: Monday, August 08, 2016

Sheet 40 of 105


ADP Eup Power Control



3V_5V_SS_POK



PSU Eup Power Control




Wistron



Wistron Incorporated
2/F, 88, Sec.1, Hsin Tai Wu Rd.
Hsinchu, Taipei, Taiwan

Rev: 303V_505V_SS
Rev: 303V_505V_SS
Rev: 303V_505V_SS
Rev: 303V_505V_SS

ADP CONNECTOR & OCP




ATX CONNECTOR




Blanking

<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title PWR_12V_(NCP1589A)			
Size A	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet 43 of 105	



Blanking

<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title 3D3V/5V_(RT6575D)			
Size A	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet 44 of 105	

V_5P0_A

V_3P3_A



Variant Name:







Figure 3. Power on Sequence

Main Func = CPU_VNN


But
For PSU sku, use same trace as
"12V_S0" input "PWR_DCBATOUT_VCCGI"



		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title			
CPU_VNN			
Size	Document Number	Rev	
Customer	Adma_APL	SA	
Date	Monday, August 08, 2016	Sheet	47 of 105


Blanking

<Variant Name>


		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title V_SM/VTT_(RT8231A)			
Size A	Document Number Adma_APL		Rev SA
Date: Monday, August 08, 2016		Sheet 48	of 105

Blanking

<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title Reserved			
Size A	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet	49 of 105

1V_CPU_VNN



<Variant Name>

wistron

Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title
1D24V_S5 (RT8068A)


Size B Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016

Sheet 50 of 105

VDDQ



Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size

A

Document Number

Adma_APL

Rev

SA

Date:

Monday, August 08, 2016


Sheet

52

of

105

1.8V_S0



<Variant Name>

wistron

Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

1D8V_S0

Size
Custom


Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016

Sheet 53 of 105

19V_A -> 12V_S0



12V
IMax=5A
OCP>7.5A
Frequency=300KHz

DP to RTD2166

For Debug

RTD2166 Slave Address:
0x64/0x65, 0x68/0x69






pull-high at p.17
(303V_S0)


Operation Mode Selection Table(Power on latch)

POL2(PIN9)	POL1_SPICEB(PIN10)	
	0	1
0	Not use, for Internal Test Purpose	Not use, for Internal Test Purpose
1	ROM MODE	External Flash Mode




ROM Mode:
PIN29/30 pull high, connect to SMB_SDA/SMB_SCL(PCH)
PIN10 pull down, PIN9 pull high

External Flash Mode:
PIN29/30 pull high, connect to SMB_SDA/SMB_SCL(PCH)
PIN9 pull high
PIN10 pull high, connect to SPI FLASH
PIN11/12/13 connect to SPI FLASH





DDC CLK/DATA




use 5V_DDC_HDMI1
To prevent leakage

2016/06/23 Delete ED5603 for layout trace

U2/LAN/DMIC TVS suggestion part
1st : 075.09904.0A7C Amazing
2nd : 075.02304.0C7C INPAQ
3rd : 075.01256.007C Liteonsemi


HDMI1 CONN



HDMI cable
un-Plug: High
Plug: Low


close to
connector

<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title HDMI CONN			
Size	Document Number		Rev
Custom	Adma_APL		SA
Date:	Monday, August 08, 2016	Sheet	56 of 105


Blanking

<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size A	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet	57 of 105

Blanking

<Variant Name>



		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size A	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet	58 of 105

Blanking

<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size A	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet 59 of 105	

SSID = HDD/ODD



<Variant Name>

wistron

Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

HDD/ODD

Size

Document Number

Adma_APL




Rev

SA

Date: Monday, August 08, 2016

Sheet 60 of 105

2014/10/1-Corree
Change to 34.3NH01.001 that follow Sqwerty



Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A

Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016 Sheet 62 of 105

Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A


Document Number
Adma_APL

Rev
SA




Date: Monday, August 08, 2016

Sheet 63 of 105

FRONT PANEL HEADER



POWER BUTTON



<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title	LED/POWER BUTTON
-------	-------------------------


Size B	Document Number Adma_APL
-----------	------------------------------------

Date: Monday, August 08, 2016 Sheet 64 of 105

SA



Blanking

<Variant Name>


		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size A	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet 65 of 105	

COM1

2014/9/30-SA Vita
change COM2 power to +5V_AUX2



SERIAL PORT




2014/12/15 change CONN to 020.10020.0009


<Variant Name>

wistron		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size Custom	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet 66	of 105

Scrc Hole (PCB New type MOUNTING HOLES)



Bogis 20130826
Del R3301
Connect H3304 from ESDGND to GND



LABEL



LBL1 LABEL
(40.3BZ24.011)
45.41107.011 (一般的紙, 70x8mm過完高溫reflow之後會變的偏黃)
45.41101.001 (一般的紙, 35x15mm, 過完高溫reflow之後會變的偏黃)
40.3KP03.001 (高溫貼紙, 35x15mm, 過完高溫reflow之後紙還是很白)



LBL2 LABEL
(R_45.41101.011)
2015/02/02 WZS's request
35x15 (40.3KP03.011)
30x15 (40.3BZ24.011)
70x8 (45.41107.021)




LBL3 LABEL
(R_40.3KP03.001)

Battery Symbol



BAT2 BATTERY CR2032
(23.20068.001)
23.20068.001 KTS BBBRCR2032BX
23.20023.311 MITSUBISHI CR2032 MITSUBISHI
23.22063.001 JHT CR2032 JHT

HeatSink Symbol




CPUHS1 HEATSINK
(360.06R02.0001)
2016/06/06 Adam change
1st 360.06R02.0001
2nd 360.06R02.0011

<Variant Name>

wistron		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size Custom	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet	67 of 105


SSID = DEBUG PORT

LPC DEBUG PORT



LPC DEBUG PORT

Pin height 2.3mm



<Variant Name>

wistron

Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

DEBUG CONNECTOR

Size

Document Number

Custom

Adma_APL

Rev

SA

Date:

Monday, August 08, 2016

Sheet

68

of

105

Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A

Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016

Sheet 69 of 105

Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A

Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016

Sheet 70 of 105

Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A


Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016

Sheet 71 of 105

Blanking

<Variant Name>		
		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title (Reserved)		
Size A	Document Number Adma_APL	Rev SA
Date:	Monday, August 08, 2016	Sheet 72 of 105

Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A

Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016

Sheet 73 of 105

Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A

Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016 Sheet 74 of 105

Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A


Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016 Sheet 75 of 105


Blanking

<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size A	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet 76 of 105	


Blanking

<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size A	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet	77 of 105


Blanking

<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size A	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet	78 of 105

Blanking

<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size A	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet 79 of 105	

D

C

B

A

<Variant Name>



Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	A
----------------------------------------------------------------------------------------	---

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	1-15
2. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	16-30
3. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	31-45
4. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	46-60
5. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	61-75
6. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	76-90
7. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	91-105
8. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	106-120
9. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	121-135
10. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	136-150

(Reserved)

Size
A

Document Number
Adma_APL

Rev	
SA	

Date: Monday, August 08, 2016 Sheet 80 of 105

Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A

Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016

Sheet 83 of 105

Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)




Size
A

Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016

Sheet 84 of 105

5					4					3					2					1																																																																																																				
D																																																																																																																								
C																																																																																																																								
B																																																																																																																								
A																																																																																																																								
<div><Variant Name></div> <table><tr><td colspan="10"></td><td colspan="15" rowspan="2">Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien</td></tr><tr><td colspan="25">Title (Reserved)</td></tr><tr><td>Size B</td><td colspan="19">Document Number Adma_APL</td><td>Rev SA</td></tr><tr><td>Date:</td><td colspan="10">Monday, August 08, 2016</td><td>Sheet</td><td colspan="2" rowspan="2">85</td><td>of</td><td colspan="10">105</td></tr></table>																																			Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien															Title (Reserved)																									Size B	Document Number Adma_APL																			Rev SA	Date:	Monday, August 08, 2016										Sheet	85		of	105									
										Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien																																																																																																														
Title (Reserved)																																																																																																																								
Size B	Document Number Adma_APL																			Rev SA																																																																																																				
Date:	Monday, August 08, 2016										Sheet	85		of	105																																																																																																									
5					4					3					2					1																																																																																																				

Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A

Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016

Sheet 88 of 105

Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A

Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016

Sheet 89 of 105

Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A

Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016

Sheet 90 of 105


19,24,68 LAD0_FWH0 <<>>
 19,24,68 LAD1_FWH1 <<>>
 19,24,68 LAD2_FWH2 <<>>
 19,24,68 LAD3_FWH3 <<>>
 19,24,68 LFRAMEJ_FW4 <<>>

 19,24,68 LPC_CLK1 <<>>
 18,24,31,61,68,93 PLTRST_N <<>>
 18 PM_SUS_STAT# <<>>
 19 LPC_CLKRUN_N <<>>
 19,24 SERIRQ_SIO <<>>

2014/8/1
 need check pin define
 2014/8/3-Corree
 Change to DT TPM design

TPM 2.54 pitch Header

2014/8/7
 change TPM1 to 21.62900.210



2015/4/16-1A Vita
 change TPMH1,R1157 F7 to (B_,S_)
 B: for B150 SKU
 S: for ECS Q170 SKU

<Variant Name>

wistron

Wistron Incorporated
 21F, 88, Sec.1, Hsin Tai Wu Rd
 Hsichih, Taipei Hsien

Title

TPM

Size

A

Document Number

Adma_APL


Rev

SA

Date: Monday, August 08, 2016

Sheet 91 of 105

Blanking

<Variant Name>			
		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size B	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet	92 of 105


PCIEx16 CONN

PCIEx16 Power Estimation for 75W Card


12V_S0 @ 5.5A

3D3V_S0 @ 3A






3D3V_S5 @ 0.375A



Cross Moat MLCC




Bogis 20131004 Un-mount PCIES1 R1903 C1901 C1904-C1913



<Variant Name>


wistron		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title Express Card			
Size	Document Number		Rev
Custom	Adma_APL		SA
Date:	Monday, August 08, 2016	Sheet	93 of 105

Blanking

<Variant Name>			
		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size B	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet	94 of 105


Blanking

<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size B	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet	95 of 105

Blanking

<Variant Name>

		Wistron Incorporated 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title (Reserved)			
Size B	Document Number Adma_APL		Rev SA
Date:	Monday, August 08, 2016	Sheet 96 of 105	

Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A

Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016

Sheet 97 of 105

Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A

Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016

Sheet 98 of 105

MIPI-60 Connector Pinout
Samtec QSH-030-01-L-D-A
CRB p159

Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)

Size
A

Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016

Sheet 100 of 105

Blanking

<Variant Name>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

(Reserved)


Size
A

Document Number
Adma_APL

Rev
SA

Date: Monday, August 08, 2016

Sheet 101 of 105



RTC Power Well Timing Diagrams




Figure 4-2. Apollo Lake G3 Cold Boot Power-Up






Figure 4-11. Power-Down Sequencing (S0-G3)




ADAPTER
POWER: ADP-950B
INPUT: 100-240V(1.5A)
OUTPUT: 19.5V(4.42A)


POWER: ADP-658B
INPUT: 100-240V(1.7A)
OUTPUT: 19.5V(3.36A)



Apollo lake SoC			TDP = 10W
1V_CPU_VNN	VNN	0.700 ~ 1.300V / 5A TDC	
1V_CPU_VNN	VNN	0.700 ~ 1.300V / 5A TDC	
1D35V_CPU_VDDQ_S3	VDDQ	1.350V / 2.8A	
1D35V_S0	VDDRAM	1.350V / 2.7A	
1D24V_S0	VDD2_LP24	1.24V (1.3A)	
1D8V_S5	VDDV_A	1.800V / 0.4A	
3D3V_S5	VDD30V_A	3.300V / 0.55A	
PMIC_BURST	VDDVOLT_30V	3.000V / 2.7	

SO-DIMM			X2
1D35V_CPU_VDDQ_S3	VDDQ	1.350V / 2.8A	
1D35V_VREF_S0	VREF	0.675V / 0.5A	
3D3V_S5	PCIE_V16	3.3V / 3.1A	
1D3V_S0		3.3V / 0.5	
1D3V_S0		1.0V / 25A	
3D3V_S5	M.2 2230/1630 Key E	3.3V / 1A	
3D3V_S5	LAN_RTL8111H	3.3V / 700mA	
3D3V_S5	LAN_RTL8111H	3.3V / 700mA	
3D3V_S5	SDIO_T872E-EX	3.3V / 300mA	
3D3V_S5	SDIO_T872E-EX	3.3V / 300mA	
3D3V_S5	HD_CODEC_ALC662-V0	1.8V / 100mA	
3D3V_S5	HD_CODEC_ALC662-V0	1.8V / 100mA	
3D3V_S5	BIOSS_ROM	1.8V / 100mA	
3D3V_S5	CPU_FAN	1.2V / 200mA	
3D3V_S5	SYSTEM	1.2V / 200mA	
3D3V_S5	SYSTEM	1.2V / 200mA	
3D3V_S5	USB 3.0 port	5V / 500mA	X4
3D3V_S5	USB 2.0 port	5V / 500mA	X3
3D3V_S5	HDD	5V / 1000mA	
3D3V_S5	HDD	12V / 750mA	
3D3V_S5	ODD	5V / 1500mA	
3D3V_S5	ODD	12V / 1500mA	





Apollo lake SoC

MEM_CH0_CLKP0/MEM_CH0_CLKP_B (BD45)
MEM_CH0_CLKN0/MEM_CH0_CLKN_B (BE45)
MEM_CH0_CLKP1/MEM_CH0_CLKP_A (BB48)
MEM_CH0_CLKN1/MEM_CH0_CLKN_A (BD48)

MEM_CH1_CLKP0/MEM_CH1_CLKP_B (BD19)
MEM_CH1_CLKN0/MEM_CH1_CLKN_B (BE19)
MEM_CH1_CLKP1/MEM_CH1_CLKP_A (BB21)
MEM_CH1_CLKN1/MEM_CH1_CLKN_A (BD21)

PCIE_CLKOUT0P(C11)
PCIE_CLKOUT0N(B11)

PCIE_CLKOUT1P(C10)
PCIE_CLKOUT1N(A10)

PCIE_CLKOUT2P(A7)
PCIE_CLKOUT2N(B8)

PCIE_CLKOUT3P(B7)
PCIE_CLKOUT3N(B5)

OSC_CLK_OUT_4(AF62)
OSC_CLK_OUT_3(AE60)
OSC_CLK_OUT_2(AG63)
OSC_CLK_OUT_1(AF61)
OSC_CLK_OUT_0(AG62)

LPC_CLKOUT0(AB61)

LPC_CLKOUT1(AA62)

FST_SPI_CLK(C56)

AVS_HDA_BCLK(AM48)

OSCIN(R27)

OSCOUT(P29)

RTC_X1(AC59)

RTC_X2(AC58)

PCIE_REF_CLK_RCOMP(E21)

M_A_CLK0/M_A_CLK#0

M_A_CLK1/M_A_CLK#1

M_B_CLK0/M_B_CLK#0

M_B_CLK1/M_B_CLK#1

100MHz

100MHz

100MHz

25MHz

25MHz

20MHz/33MHz/50MHz

24MHz

DDR3L SODIMM

DDR3L SODIMM

PCIE X16

LAN RTL8111H

25MHz

NGFF WLAN+BT

SIO IT8772E

CLKIN(24) CLKIN(24)

48MHz

PCICLK(22)

LPC Debug Port

TPM

SPI ROM(1.8V)

AUDIO(ALC662-VD)

19.2MHz

32.768KHz

60.4 ohm
Rs

<Variant Name>

wistron

Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

File

Clock Diagram

Size

C

Date

Monday, August 08, 2016

Document Number

Adma_APL

Sheet

105

of

105

Rev

SA